[Elphel-support] Project File for Xilinx softwre - Elphel353

Diana Carrigan DianaEJohnson at maxim-ic.com
Thu Aug 25 08:10:58 PDT 2011


It looks like there were some timing failures with Place and Route. I've attached the report.

Diana

From: elphel at gmail.com [mailto:elphel at gmail.com] On Behalf Of Andrey Filippov
Sent: Tuesday, August 23, 2011 3:14 PM
To: Diana Carrigan
Subject: Re: [Elphel-support] Project File for Xilinx softwre - Elphel353

Diana,

There still may be problems when you'll run P&R - with some seed values it will fail completely, not just miss timing (and the "good" seed values may change after any modifications to the code). With proprietary, closed-source software tools it still remains a magic to me - make them run successfully.

So if it will not work for you - please post the error messages, we'll try to suggest solutions.

For simulation (provided you installed Icarus Verilog and GTK Wave as written on our Wiki) you may run
./x353_sim.sh
script from the  fpga/x353 subdirectory.

Andrey
On Tue, Aug 23, 2011 at 1:44 PM, Diana Carrigan <DianaEJohnson at maxim-ic.com<mailto:DianaEJohnson at maxim-ic.com>> wrote:
Excellent! You guys rock!

Diana

From: elphel at gmail.com<mailto:elphel at gmail.com> [mailto:elphel at gmail.com<mailto:elphel at gmail.com>] On Behalf Of Andrey Filippov
Sent: Tuesday, August 23, 2011 12:38 PM
To: Diana Carrigan; support-list at support.elphel.com<mailto:support-list at support.elphel.com>
Subject: Re: [Elphel-support] Project File for Xilinx softwre - Elphel353

Diana,

Yes, sure - you can go to Project->Source Control->Import
and select x353_import.tcl
That will create Xilinx ISE  *.ise project file.

Andrey

On Tue, Aug 23, 2011 at 10:04 AM, Diana Carrigan <DianaEJohnson at maxim-ic.com<mailto:DianaEJohnson at maxim-ic.com>> wrote:
Hello

I was just wondering if you guys had  a  "project" file already setup for the FPGA in the Elphl353. I noticed the x353.ucf file has the Project:~/PCB/10353/REVB/10353B mentioned. Can this be downloaded from your website, or should I create a new project and just add all of the source files from the "fpga" directory??

Diana

_______________________________________________
Support-list mailing list
Support-list at support.elphel.com<mailto:Support-list at support.elphel.com>
http://support.elphel.com/mailman/listinfo/support-list_support.elphel.com


_______________________________________________
Support-list mailing list
Support-list at support.elphel.com<mailto:Support-list at support.elphel.com>
http://support.elphel.com/mailman/listinfo/support-list_support.elphel.com

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://support.elphel.com/pipermail/support-list_support.elphel.com/attachments/20110825/7c6adc81/attachment-0002.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: x353.par
Type: application/octet-stream
Size: 26339 bytes
Desc: x353.par
URL: <http://support.elphel.com/pipermail/support-list_support.elphel.com/attachments/20110825/7c6adc81/attachment.obj>


More information about the Support-list mailing list